Read/Write Amplifier (with Built-in Filters) for FDDs

## Description

The CXA3031Q is a monolithic IC designed for use with three-mode Floppy Disk Drives, and contains a read circuit (with a four-mode filter system), a write circuit, an erase circuit, and a supply voltage detection circuit, all on a single chip.

## Features

- Single 5V power supply
- Filter system can be switched among four modes: $1 \mathrm{M}, 1.6 \mathrm{M} / 2 \mathrm{M}$, which are each inner track/outer track
- Filter characteristics can be set to Chebyshev (1dB ripple) for $1.6 \mathrm{M}, 2 \mathrm{M} /$ inner track only, and to Butterworth for the other modes
- A custom selection can be made between Chebyshev (1dB ripple) and Butterworth for the filter characteristics for 1.6 M , 2M/inner track only
- Permits customization of the fc ratio
- Low preamplifier input conversion noise voltage of $2.0 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ (typ.) keeps read data output jitter to a minimum
- Preamplifier voltage gain can be switched between 39 dB and 45dB
- In inner track mode (OTF = Low), the voltage gain is boosted by 3 dB , making it possible to minimize peak shift in inner tracks.
- Time domain filter can be switched between two modes: 1M, 1.6M/2M
- Write current can be switched among three modes: $1 \mathrm{M} / 1.6 \mathrm{M} / 2 \mathrm{M}$. The inner/outer track current ratio is fixed for each mode, but can be customized.
- Erase current can be set by an external resistor, and remains constant. In addition, the current rise time Tr and fall time Tf are determined according to the head inductance and current. (Refer to page 20.)
- Damping resistor can be built in. Resistance can be customized between $2 \mathrm{k} \Omega$ and $15 \mathrm{k} \Omega$ in $1 \mathrm{k} \Omega$ steps. A damping resistor can not be connected to this IC, however.
- Supply voltage detection circuit



## Applications

Three-mode FDDs

## Structure

Bipolar silicon monolithic IC

Absolute Maximum Ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

- Supply voltage Vcc 7.0 V
- Operating temperature Topr -20 to $+75 \quad{ }^{\circ} \mathrm{C}$
- Storage temperature Tstg -65 to $+150 \quad{ }^{\circ} \mathrm{C}$
- Allowable power dissipation

Pd 500 mW

- Digital signal input pin Input voltage

$$
-0.5 \text { to } \mathrm{Vcc}+0.3 \mathrm{~V}
$$

- Power ON output voltage applied Vcc +0.3 V
- Erase output voltage applied Vcc +0.3 V
- Write head voltage applied 15 V
- Write current Iw 20 mAo-p
- Erase current IE 30 mA
- Power on output current 7 mA


## Operating Conditions

Supply voltage 4.4 to 6.0 V

[^0]Block Diagram and Pin Configuration


Pin Description

| $\begin{array}{\|l} \hline \text { Pin } \\ \text { No. } \end{array}$ | Symbol | Pin voltage | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | POWER ON | - |  | Reduced voltage detection output. This is an open collector pin that outputs a low signal when Vcc is below the specified value. |
| 2 | XWD | - |  | Write data input. <br> This pin is a Schmitt-type input that is triggered when the logical voltage goes from High to Low. |
| 3 | RD | - |  | Read data output. <br> This pin is active when the logical voltage of the write gate signal and the erase gate signal is High. |
| 4 | XCI | - |  | Write current control. The write current increases when the logical voltage is Low. |
| 5 | XWG | - |  | Write gate signal input. The write system becomes active when the logical voltage is Low. |
| 6 | XEG | - | $\text { 4) } \quad \sum_{300 \mathrm{k}} \square^{\mathrm{Vcc}}$ | Erase gate signal input. The erase system becomes active when the logical voltage is Low. |
| 7 | XS1 | - |  | Head side switching signal input. The HEAD1 system is active when the logical voltage is Low, and the HEADO system is active when the logical voltage is High, but only when the logical voltage for the write gate and the erase gate is High. |
| 8 | OTF | - |  | Filter inner track/outer track mode control. Inner track mode is selected when the logical voltage is Low. |
| 9 | XHD | - |  | Filter, time domain filter and write current 1M/2M mode control. 2M mode is selected when the logical voltage is Low. |


| $\begin{array}{\|l\|l} \text { Pin } \\ \text { No. } \end{array}$ | Symbol | Pin voltage | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 18 | X360 | - |  | Filter, time domain filter and write current $1 \mathrm{M} / 1.6 \mathrm{M}$ mode control. 1.6 M mode is selected when the logical voltage is Low. |
| 20 | XHG | - |  | Preamplifier voltage gain selection. Gain is boosted by 6 dB when the logical voltage is Low compared to when the logical voltage is High. |
| 10 | Vcc | - |  | Power supply (5V) connection. |
| 11 | FCSET | 3.8 V |  | Filter cutoff frequency setting resistor connection. Connect the filter cutoff frequency setting resistor RF between this pin and Vcc in order to set the cutoff frequency. |
| 12 | MMVA | 0.5V |  | Time domain filter 1st monostable multivibrator pulse width setting. Connect the 1st monostable multivibrator pulse width setting resistor Ra between this pin and A.GND. |
| 13 | A.GND | - |  | Analog system GND connection. |
| 14 | FILTER OUTB | 3.4 V | $140 \sum^{\circ} 140 \text { @ } \quad \mathrm{Vcc}$ |  |
| 15 | FILTER OUTA | 3.4 V |  |  |
| 16 | (NC) |  |  | Not connected. |
| 17 | PRE OUTB | 3.4 V |  |  |
| 19 | PRE OUTA | 3.4 V |  |  |


| $\begin{array}{\|l} \hline \text { Pin } \\ \text { No. } \end{array}$ | Symbol | Pin voltage | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 21 | HEAD 1B | - | (24)(23)(22212 |  |
| 22 | HEAD 1A | - |  | Connect the recording/playback magnetic head to these pins, and connect the center |
| 23 | HEAD OB | - |  | active; when the logical voltage is High, the HEADO system is active. |
| 24 | HEAD OA | - | A.GND |  |
| 25 | WCLD | 5V when |  | 1 M write current setting resistor connection. Connect the write current setting resistor Rwld between this pin and Vcc to set the write current. |
| 26 | WCMD | $\begin{gathered} \text { XWG } \\ =\text { High } \\ \\ 3.8 \mathrm{~V} \\ \text { when } \end{gathered}$ |  | 1.6 M write current setting resistor connection. Connect the write current setting resistor Rwmd between this pin and Vcc to set the write current. |
| 27 | WCHD | $\begin{aligned} & \text { XWG } \\ & =\text { Low } \end{aligned}$ |  | 2 M write current setting resistor connection. Connect the write current setting resistor Rwhd between this pin and Vcc to set the write current. |
| 28 | IESET | $\begin{gathered} 5 \mathrm{~V} \\ \text { when } \\ \text { XEG } \\ =\text { High } \\ 3.8 \mathrm{~V} \\ \text { when } \\ \text { XEG } \\ =\text { Low } \end{gathered}$ |  | Erase current setting resistor connection. Connect the erase current setting resistor RE between this pin and Vcc to set the erase current. |
| 29 | D.GND | - |  | Digital system GND connection. |
| 30 | ERAO | - |  | Erase current connection for the HEADO system. |
| 31 | ERA1 | - |  | Erase current connection for the HEAD1 system. |


| Pin <br> No. | Symbol | Pin <br> voltage | Equivalent circuit | Description |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 32 | XPS |  |  |  |  |

## Electrical Characteristics

Current Consumption
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Measure- <br> ment circuit | Measure- <br> ment Point | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption <br> in read mode | ICCR | XWG = High | - | - | 16 | 26 | 36 | mA |
| Current consumption <br> in write/erase mode | ICCWE | XWG = Low, <br> XEG = Low | - | - | 7 | 13 | 19 | mA |
| Current consumption <br> in power saving mode | ICCPS | XPS = Low | - | - | - | 0.95 | 1.9 | mA |

Power Supply Monitoring System
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Conditions | Measure- <br> ment circuit | Measure- <br> ment Point | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply on/off <br> detector threshold <br> voltage | VTH |  | - | - | 3.5 | 3.9 | 4.3 | V |
| Power on output <br> saturation voltage | VSP | Vcc $=3.5 \mathrm{~V}$ <br> $\mathrm{I}=1 \mathrm{~mA}$ | - | - | - | - | 0.5 | V |

Read System
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Measurement circuit | Measurement Point | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Preamplifier voltage gain Low gain/outer track | GVLO | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{OTF}=\text { High, } \mathrm{XHG}=\text { High } \end{aligned}$ | 1 | D, E | 37.1 | 39.0 | 40.6 | dB |
| Preamplifier voltage gain Low gain/inner track | GVLI | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{OTF}=\mathrm{Low}, \mathrm{XHG}=\mathrm{High} \end{aligned}$ | 1 | D, E | 40.1 | 42.0 | 43.6 | dB |
| Preamplifier voltage gain High gain/outer track | GVHO | $\begin{aligned} & f=100 \mathrm{kHz} \\ & \mathrm{OTF}=\text { High }, X H G=\text { Low } \end{aligned}$ | 1 | D, E | 43.1 | 45.0 | 46.6 | dB |
| Preamplifier voltage gain High gain/inner track | GVHI | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{OTF}=\mathrm{Low}, X H G=\text { Low } \end{aligned}$ | 1 | D, E | 46.1 | 48.0 | 49.6 | dB |
| Preamplifier frequency response | BW | $\mathrm{Gv} / \mathrm{Gv}(100 \mathrm{kHz})=-3 \mathrm{~dB}$ | 1 | D, E | 5 | - | - | MHz |
| Preamplifier input conversion noise voltage | EN | Band Width $=400 \mathrm{~Hz} \text { to } 1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{I}}=0$ | 1 | D, E | - | 2.0 | 2.9 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Preamplifier differential output offset voltage | VOFSP | V I $=0$ | 1 | D, E | -500 | - | +500 | mV |
| Filter differential output offset voltage | VOFSF | V I $=0$ | 1 | B, C | -100 | - | +100 | mV |
| Filter differential output voltage amplitude | VOF |  | 1 | B, C | 2.8 | - | - | Vp-p |

Read System
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Measurement circuit | Measurement Point | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Time domain filter monostable multivibrator pulse width |  | X360 = X, XHD = High <br> (1M mode) | 1 | A, F | 2.25 | 2.5 | 2.75 | $\mu \mathrm{S}$ |
|  | T1 | $\begin{aligned} & \text { X360 = Low, XHD = Low } \\ & (1.6 \mathrm{M} \text { mode }) \\ & \text { or } \\ & \text { X } 360=\text { High, } \mathrm{XHD}=\text { Low } \\ & (2 \mathrm{M} \text { mode) Refer to Fig. } 1 \end{aligned}$ | 1 | A, F | 1.13 | 1.25 | 1.38 | $\mu \mathrm{s}$ |
| Read data pulse width | T2 | Refer to Fig. 1 | 1 | A | 260 | 400 | 540 | ns |
| Read data output low output voltage | VOL | $\mathrm{loL}=2 \mathrm{~mA}$ | 1 | A | - | - | 0.5 | V |
| Read data output high output voltage | VOH | $\mathrm{loH}=-0.4 \mathrm{~mA}$ | 1 | A | 2.8 | - | - | V |
| Read data output*1 rise time | tr | $\begin{aligned} & \mathrm{RL}=2 \mathrm{k} \Omega \\ & \mathrm{CL}=20 \mathrm{pF} \end{aligned}$ | 1 | A | - | - | 100 | ns |
| Read data output*1 fall time | tf | $\begin{aligned} & \mathrm{RL}=2 \mathrm{k} \Omega \\ & \mathrm{CL}=20 \mathrm{pF} \end{aligned}$ | 1 | A | - | - | 100 | ns |
| Peak shift*2 | PS | $\begin{aligned} & \text { VI = 0.25mVp-p to } \\ & 3.5 \mathrm{mVp}-\mathrm{p} \\ & \mathrm{XHG}=\text { Low, } X H D=\text { Low } \\ & O T F=\text { Low, X360 }=\text { High } \\ & \mathrm{f}=125 \mathrm{kHz}, 2 \mathrm{M} / \\ & \text { inner track mode } \\ & \quad \text { Refer to Fig. } 1 \end{aligned}$ | 1 | A | - | - | 1 | \% |

*1 Read data output: 0.5 V to 2.4 V
*2 Signal input level
Low gain/outer track: $\mathrm{VI}_{\mathrm{I}}=0.5 \mathrm{mV} \mathrm{p}-\mathrm{p}$ to $10 \mathrm{mVp}-\mathrm{p}$
Low gain/inner track: $\mathrm{V}_{\mathrm{I}}=0.5 \mathrm{mVp}-\mathrm{p}$ to $7 \mathrm{mVp}-\mathrm{p}$
High gain/outer track: $\mathrm{V}_{\mathrm{I}}=0.25 \mathrm{mVp}-\mathrm{p}$ to $5 \mathrm{mVp}-\mathrm{p}$
High gain/inner track: $\mathrm{V}_{\mathrm{I}}=0.25 \mathrm{mVp}-\mathrm{p}$ to 3.5 mVp -p


Fig. 1 1st and 2nd monostable multivibrator pulse width precision and peak shift measurement conditions

- 1st monostable multivibrator pulse width precision

When X360 = X and XHD = High:

$$
\text { ETM1 }=\left(\frac{\mathrm{T}_{1}}{2.5 \mu \mathrm{~s}}-1\right) \times 100[\%]
$$

When X360 = Low and XHD = Low, or X360 = High and XHD = Low:

$$
\mathrm{ETM}^{\prime}=\left(\frac{\mathrm{T}_{1}}{1.25 \mu \mathrm{~s}}-1\right) \times 100[\%]
$$

- 1st monostable multivibrator pulse width $=\mathrm{T}_{2}$
- Peak shift

$$
P S=\frac{1}{2}\left|\frac{T_{A}-T_{B}}{T_{A}+T_{B}}\right| \times 100[\%]
$$

Read System (Filters)
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V}\right)$

| Item |  | Symbol | Conditions | Measurement circuit | Measurement Point | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1M outer track | Peak frequency | for | $\begin{aligned} & \text { X360 }=\mathrm{X} \\ & \text { XHD }=\text { High } \\ & \text { OTF }=\text { High } \end{aligned}$ | 1 | B, C | 153.0 | 170.0 | 187.0 | kHz |
|  | Peak voltage gain*3 | Gp1 | Refer to Fig. 2 <br> at for | 1 | $\begin{aligned} & \hline \mathrm{D}, \mathrm{E} \\ & \mathrm{~B}, \mathrm{C} \end{aligned}$ | 4.3 | 6.2 | 7.8 | dB |
|  | Frequency response (1) | G11 | $\begin{aligned} & \text { Refer to Fig. } 2 \\ & \text { at } 1 / 3 \mathrm{f}_{01} \end{aligned}$ | 1 | B, C | -7.6 | -7.1 | -6.6 | dB |
|  | Frequency response (2) | G12 | $\begin{array}{ll} \hline & \text { Refer to Fig. } 2 \\ \text { at } 3 f_{01} & \end{array}$ | 1 | B, C | -24.7 | -22.8 | -21.2 | dB |
| 1M inner track | Peak frequency | for | $\begin{aligned} & \text { X360 }=X \\ & \text { XHD }=\text { High } \\ & \text { OTF }=\text { Low } \end{aligned}$ | 1 | B, C | 163.8 | 182.0 | 200.2 | kHz |
|  | Peak voltage gain*3 | Gp2 | at for Refer to Fig. 2 | 1 | $\begin{aligned} & \text { D, E } \\ & \mathrm{B}, \mathrm{C} \end{aligned}$ | 4.3 | 6.2 | 7.8 | dB |
|  | Frequency response (1) | G21 | Refer to Fig. 2 <br> at $1 / 3 \mathrm{foz}$ | 1 | B, C | -7.6 | -7.1 | -6.6 | dB |
|  | Frequency response (2) | G22 | Refer to Fig. 2 at 3 for | 1 | B, C | -24.7 | -22.8 | -21.2 | dB |
| 1.6M/ 2M outer track | Peak frequency | fo3 | $\begin{aligned} & \text { X360 = Low } \\ & \text { XHD = Low } \\ & \text { OTF = High } \\ & (1.6 \mathrm{M} / \text { outer track }) \\ & \text { or } \\ & \text { X360 }=\text { High } \\ & \text { XHD = Low } \\ & \text { OTF = High } \\ & \text { (2M/outer track) } \end{aligned}$ | 1 | B, C | 288.0 | 320.0 | 352.0 | kHz |
|  | Peak voltage gain*3 | Gp3 | at f03 Refer to Fig. 2 | 1 | $\begin{aligned} & \text { D, E } \\ & \text { B, C } \end{aligned}$ | 4.4 | 6.3 | 7.9 | dB |
|  | Frequency response (1) | G31 | Refer to Fig. 2 <br> at $1 / 3$ fo3 | 1 | B, C | -7.6 | -7.1 | -6.6 | dB |
|  | Frequency response (2) | G32 | $\begin{array}{ll} \hline & \text { Refer to Fig. } 2 \\ \text { at 3fos } & \end{array}$ | 1 | B, C | -25.0 | -23.1 | -21.5 | dB |


| Item |  | Symbol | Conditions | Measurement circuit | Measurement Point | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1.6 \mathrm{M} /$ 2M inner track | Peak frequency | fo4 | $\begin{aligned} & \text { X360 = Low } \\ & \text { XHD = Low } \\ & \text { OTF = Low } \\ & (1.6 \mathrm{M} / \text { inner track }) \\ & \text { or } \\ & \text { X360 = High } \\ & \text { XHD = Low } \\ & \text { OTF = Low } \\ & (2 M / \text { inner track }) \end{aligned}$ | 1 | B, C | 310.5 | 345.0 | 379.5 | kHz |
|  | Peak voltage gain*3 | Gp4 | Refer to Fig. 2 <br> at fo4 | 1 | $\begin{aligned} & \hline \mathrm{D}, \mathrm{E} \\ & \mathrm{~B}, \mathrm{C} \end{aligned}$ | 5.9 | 7.8 | 9.4 | dB |
|  | Frequency response (1) | G41 | Refer to Fig. 2 <br> at $1 / 3$ fo4 | 1 | B, C | -8.5 | -8.0 | -7.5 | dB |
|  | Frequency response (2) | G42 | Refer to Fig. 2 <br> at 3 f 04 | 1 | B, C | -36.9 | -35.0 | -33.4 | dB |

*3 Gpn $=20 \log 10$ (VFilterout/Vpreout)
VFilterout = Filter differential output voltage
( $\mathrm{n}=1$ to 4 )


Fig. 2. Filter frequency response measurement conditions

Write/Erase System
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Measurement circuit | Measurement Point | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write current output precision*4 | EW | $\begin{aligned} & \hline X W G=\text { Low } \\ & R W=1.3 \mathrm{k} \Omega \end{aligned}$ | 2 | $\begin{aligned} & \hline \mathrm{J}, \mathrm{~K} \\ & \mathrm{~L}, \mathrm{M} \end{aligned}$ | -7 | - | +7 | \% |
| Write current output unbalance | DW | $\begin{aligned} & \mathrm{XWG}=\mathrm{Low} \\ & \mathrm{RW}=1.3 \mathrm{k} \Omega \end{aligned}$ | 2 | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~L}, \mathrm{M} \end{aligned}$ | -1 | - | +1 | \% |
| Head I/O pin leak current for writes | ILKW | XWG = Low | 2 | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~L}, \mathrm{M} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Write head pin current at saturation | ISW | $\begin{aligned} & \mathrm{XWG}=\text { Low } \\ & \mathrm{RW}=1.3 \mathrm{k} \Omega \\ & \mathrm{VSW}=1 \mathrm{~V} \\ & \mathrm{SW} 1=\mathrm{b} \end{aligned}$ | 2 | $\begin{aligned} & \mathrm{J}, \mathrm{~K} \\ & \mathrm{~L}, \mathrm{M} \end{aligned}$ | 2.47 | 2.70 | 2.97 | mAo-p |
| Erase current output precision*5 | EE | $\begin{aligned} & \mathrm{XEG}=\mathrm{Low} \\ & \mathrm{RE}=1.3 \mathrm{k} \Omega \end{aligned}$ | 2 | N, O | -10 | - | +10 | \% |
| Erase current output pin leak current | ILKE | XEG = Low | 2 | N, O | - | - | 10 | $\mu \mathrm{A}$ |
| Erase current rise time*6 | TRE | Defined at $10 \%$ to $90 \%$ of lE | 2 | N', O' | 0.6 | 1.3 | 2.1 | $\mu \mathrm{s}$ |
| Erase current fall time* ${ }^{*}$ | TFE | Defined at $90 \%$ to $10 \%$ of le | 2 | N', O' | 0.6 | 1.3 | 2.1 | $\mu \mathrm{s}$ |

*4 Write current output precision $\mathrm{Ew}=\left(\frac{\mathrm{Iw}}{2.72 \mathrm{mAo}-\mathrm{p}}-1\right) \times 100[\%]$
*5 Erase current output precision $\mathrm{EE}_{\mathrm{E}}=\left(\frac{\mathrm{IE}}{9.08 \mathrm{~mA}}-1\right) \times 100[\%]$
*6 Erase current rise/fall times show the values when the output pin is shorted with the power supply.

Logic Input Block
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V}\right)$

| Item | Symbol | Conditions | Measure- <br> ment circuit | Measure- <br> ment Point | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital signal input <br> low input voltage | VLD |  | 2 | BCDE <br> FGHIP | - | - | 0.8 | V |
| Digital signal input <br> high input voltage | VHD |  | 2 | BCDE <br> FGHIP | 2.0 | - | - | V |
| Schmitt-type digital <br> signal input low input <br> voltage | VLSD |  | 2 | A | - | - | 0.8 | V |
| Schmitt-type digital <br> signal input high <br> input voltage | VHSD |  | 2 | A | 2.0 | - | - | V |
| Digital signal input <br> low input current | ILD | VL $=0 \mathrm{~V}$ | 2 | ABCDE <br> FGHIP | -20 | - | - | $\mu \mathrm{A}$ |
| Digital signal input <br> high input current | IHD | VH $=5 \mathrm{~V}$ | 2 | ABCDE <br> FGHIP | - | - | 10 | $\mu \mathrm{~A}$ |

## Electrical Characteristics Measurement Circuit 1



Note) Unless otherwise specified, switches are assumed to be set to "a".
*7 CR time constant of external comparator input stage is equivalent to the time constant of comparater with a built-in IC.

Electrical Characteristics Measurement Circuit 2


Note) Unless otherwise specified, switches are assumed to be set to "a".

## Description of Operation

## (1) Read system

## Preamplifier

The preamplifier amplifies input signals. The voltage gain can be switched between 39 dB and 45 dB , using Pin 20. In addition, an additional 3dB boost in the voltage gain is possible by setting Pin 8 low.

## Filters

The filters differentiate the signals amplified by the preamplifier. The high-band noise components are attenuated by the low-pass filter. The filters can be switched among four modes, depending on the settings of Pins 8, 9 and 18. In 1M/outer track mode, the peak frequency fo 1 is set by external resistor RF.
fo for the other three modes is switched by the internal settings of the IC, with for used as a reference (1.00).

Active filter block


The center frequency fob of the BPF is fixed to 1.2 times the cutoff frequency fo of the LPF. The LPF characteristics are set to Chebyshev (1dB ripple) for 1.6M, 2M/inner track mode only, and to Butterworth for all other modes.

| Pin8 <br> OTF | Pin9 <br> XHD | Pin18 <br> X360 | LPF characteristics | fo ratio |
| :---: | :---: | :---: | :---: | :---: |
| H | H | X | 1M/outer track: Butterworth | 1.00 |
| L | H | X | 1M/inner track: Butterworth | 1.07 |
| H | L | L | 1.6M/outer track: Butterworth | 1.88 |
| L | L | L | 1.6M/inner track: Chebyshev 1dB ripple | 2.03 |
| H | L | H | 2M/outer track: Butterworth | 1.88 |
| L | L | H | 2M/inner track: Chebyshev 1dB ripple | 2.03 |

The formula for determining the peak frequency fo1 for $1 \mathrm{M} /$ outer track mode is shown below:

$$
\text { fo } 1=534 / R_{F}+6.2[k H z] \quad \text { RF: filter setting resistance }[k \Omega]
$$

## Comparator

The comparator detects the crosspoint of the filter differential output.
Time domain filter
The time domain filter converts the comparator output to read data.
This filter is equipped with two monostable multivibrators. 1st monostable multivibrator eliminates unnecessary pulses, and 2nd monostable multivibrator determines the pulse width of the read data.
The 1st monostable multivibrator pulse width T1 is determined by the resistor RA between Pin 12 and A.GND. T1 can be switched as follows by the settings of Pins 9 and 18:

When $\mathrm{XHD}=$ High and $\mathrm{X} 360=\mathrm{X} \quad \mathrm{T} 1(1 \mathrm{M})=88 \mathrm{RA}+124[\mathrm{~ns}] \quad \mathrm{RA}[\mathrm{k} \Omega]$

When XHD = Low and X360 = Low or
XHD $=$ Low and X360 $=$ High T1(1.6M/2M) $=44 R A+62[n s]$
The pulse width for 2 nd monostable multivibrator is fixed at 400 ns .

## (2) Write system

Write data input through Pin 2 is frequency-divided by the T flip-flop and generates the recording current for the head. The recording current can be switched by the settings of Pins 9 and 18.
The write current Iw is set by the resistors Rw connected between Pin 25 and Vcc, between Pin 26 and Vcc, and between Pin 27 and Vcc.

$$
\mathrm{Iw}=3.53 / \mathrm{Rw}[\mathrm{mAo}-\mathrm{p}] \quad \mathrm{Rw}[\mathrm{k} \Omega]
$$

Furthermore, the inner/outer track write current Iw can be changed for each mode by switching Pin 4. However, the current ratio between the inner and outer tracks is fixed.

## (3) Erase current

The erase current le is set by the resistor Re between Pin 28 and Vcc.

$$
\mathrm{IE}=11.8 / \operatorname{Re}[\mathrm{mA}] \quad \operatorname{Re}[\mathrm{k} \Omega]
$$

Pins 30 and 31 are constant current outputs.
In addition, in order to minimize the R/W head crosstalk time constants are provided for the rise and fall of the erase current. For details, refer to page 20 and page 21.

## (4) Power on/off detection system

The power on/off detection system detects a reduced voltage in the supply voltage.
When Vcc is below the specified value, the write system and erase system cease operation, disabling the write and erase functions.

## Notes on Operation

- Select the voltage gain so that the preamplifier output amplitude is $1 \mathrm{Vp}-\mathrm{p}$ or less.

If the preamplifier output amplitude exceeds $1 \mathrm{Vp}-\mathrm{p}$, the filter output waveform becomes distorted.

- Observe the following point when mounting this device.
- The ground should be as large as possible.


## Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## Notes

1. If a resistor for setting the write current is not used, connect that pin to Vcc. However, if connected to Vcc, do not select that mode for writes, as doing so could cause a large current flow that could damage the IC.
2. When using two modes (1M and 2M), connect X360 (Pin 18) to Vcc and set XHD (Pin 9) high or low to switch modes.

## Filter Frequency Response

The LPF characteristics are set to Chebyshev ( 1 dB ripple) for $1.6 \mathrm{M}, 2 \mathrm{M} / \mathrm{inner}$ track mode only, and to Butterworth for the other modes. In addition, a custom selection can be made between Chebyshev (1dB ripple) and Butterworth for the filter characteristics for 1.6 M , $2 \mathrm{M} /$ inner track mode only; in that case, it is not possible to change between $1.6 \mathrm{M} /$ inner track and $2 \mathrm{M} /$ inner track. As a result, the 1.6 M and 2 M characteristics and fc ratio are identical.


fon

(Comprehensive characteristics)

The BPF center frequency foB is fixed at 1.2 times the LPF cutoff frequency.

$$
\mathrm{fob}=1.2 \mathrm{fc}
$$

In the comprehensive characteristics, the relationship between the peak frequencies fo and fc is as follows, depending on the differences of the LPF type:
Butterworth characteristics
Chebyshev (1 dB ripple characteristics)

$$
\begin{aligned}
& \mathrm{fcn}=1.28 \mathrm{fon}(\mathrm{n}=1,2,3) \\
& \mathrm{fc} 4=1.12 \mathrm{fo} 4
\end{aligned}
$$

## Custom Selection of Filters

Regarding the LPF cutoff frequency fo, assuming the LPF cutoff frequency fc1 in $1 \mathrm{M} /$ outer track mode as 1.00 , the fc ratio can be selected for the other three modes.

In addition, the LPF characteristics are set to Chebyshev (1dB ripple) for 1.6M, 2M/inner track mode only, and to Butterworth for the other modes. However, a custom selection can be made between Chebyshev (1dB ripple) and Butterworth for the filter characteristics for $1.6 \mathrm{M}, 2 \mathrm{M} /$ inner track mode only. (However, the 1.6 M and 2 M characteristics and fc ratio are identical.)
Note that the BPF center frequency fob is fixed at 1.2 times fc. In addition, the ratio between fo and fc conforms with the relationship shown on the previous page.

| Mode | LPF type | fc ratio when fc1 is assumed as 1 |
| :---: | :---: | :--- |
| $1 \mathrm{M} /$ outer track | Butterworth | 1.0 |
| $1 \mathrm{M} /$ inner track | Butterworth | $1.07,1.14,1.23,1.33,1.45,1.60,2.00$ |
| $1.6 \mathrm{M}, 2 \mathrm{M} /$ outer track | Butterworth | $1.33,1.39,1.45,1.52,1.60,1.68,1.78$, |
|  |  | Butterworth $, 2.00,2.13,2.29,2.46,2.67$ |
|  | Chebyshev (1dB ripple) | $1.33,1.39,1.45,1.52,1.60,1.68,1.78$, |

* The boxed ratio indicates the setting for the CXA3031Q.


## Write Current Setting Method

Assuming the outer track as 1.00 , the write current ratio is fixed within the IC for each mode. The write current for the outer track is set in each mode by the resistors connected to Pins 25, 26, and 27. The current ratio for the inner track in each mode can be selected according to the following table.
The setting is for the outer track current when XCI is Low, and for the inner track current when XCI is High.

Write current inner track setting ratios

| Track | Write current inner track setting ratio |
| :---: | :---: |
| 1 M mode | $1.00,0.92,0.86,0.80,0.75,0.71,0.66,0.63$ |
| 1.6 M mode | $1.00,0.92,0.86,0.80,0.75,0.71,0.66,0.63$ |
| 2 M mode | $1.00,0.92,0.86,0.80,0.75,0.71,0.66,0.63$ |

* The boxed ratio indicates the setting for the CXA3031Q.

The write current setting for the outer track is determined according to the following formula:

$$
\mathrm{Iw}=3.53 / \mathrm{Rw}(\mathrm{mAo}-\mathrm{P}) \quad \mathrm{Rw}:[\mathrm{k} \Omega]
$$

## Erase Current Setting Method

The erase circuit in this IC generates the erase current by using a constant current circuit; the current value is determined according to the following formula, based on the resistor RE connected to Pin 28.

$$
\mathrm{IE}=11.8 / \operatorname{Re}[\mathrm{mA}] \quad \operatorname{Re}:[\mathrm{k} \Omega]
$$

## Erase Current Rise and Fall Times (Refer to Fig. 3)

In this IC, time constants are provided for the erase current rise and fall in order to prevent bad writes due to write head crosstalk.
The current rise and fall times of the constant current circuit in the IC is $1.3 \mu \mathrm{~s}$, but the potential difference VA that develops in the head when the erase current is turned on and off is as shown below. Because the circuit clamp is generated according to this VA value, the rise and fall times differ. Therefore, refer to the explanation provided below when using this IC.

$$
\text { VA }=\mathrm{L} \times \frac{\mathrm{di}}{\mathrm{dt}}(\mathrm{~L}: \text { head inductance; di: erase current; dt: } 1.3 \mu \mathrm{~s})
$$

## 1. When erase current turns on

(1) When the potential difference VA in the head is ( $\mathrm{Vcc}-1.8 \mathrm{~V}$ ) or more

When the current turns on, potential difference VA is generated in the head; if VA is equal to (Vcc -1.8 V ) or more, the erase output transistor Q1 shown in the circuit in Fig. 3 becomes saturated, and the pin voltage is clamped at approximately 1.8 V . Voltage driving results, and the rise time Tr is as follows:

$$
\operatorname{Tr}=\frac{\mathrm{L} \times \mathrm{IE}}{\mathrm{Vcc}-1.8} \times \frac{1}{1000}[\mu \mathrm{~s}] \quad \mathrm{L}:[\mu \mathrm{H}], \mathrm{IE}:[\mathrm{mA}], \mathrm{Vcc}:[\mathrm{V}]
$$

(2) When the potential difference VA in the head is ( V cc -1.8 V ) or less

In this case, because VA does not reach clamping level, the rise time becomes the rise time of IE in the circuits within the IC.

Current rise time $\mathrm{Tr}=1.3 \mu \mathrm{~s}$

## 2. When erase current turns off

(1) When the potential difference VA in the head is 0.7 V or more

When the current turns off, potential difference VA is generated in the head by counterelectromotive force; if VA is equal to approximately 0.7 V or more, the positive protective diode D1 shown in the circuit in Fig. 3 turns on, and the pin voltage is clamped at approximately ( $\mathrm{Vcc}+0.7 \mathrm{~V}$ ). As when the erase current is turned on, voltage driving results, and the fall time Tf is as follows:

$$
\mathrm{Tf}=\frac{\mathrm{L} \times \mathrm{IE}}{0.7} \times \frac{1}{1000}[\mu \mathrm{~s}] \quad \mathrm{L}:[\mu \mathrm{H}], \mathrm{IE}:[\mathrm{mA}]
$$

(2) When the potential difference VA in the head is 0.7 V or less

In this case, because VA does not reach clamping level, the fall time becomes the fall time of le in the circuits within the IC.

Current fall time $\mathrm{Tf}=1.3 \mu \mathrm{~s}$


Fig. 3. Erase equivalent circuit

However, in the specifications, because the value indicated is with the erase head pin shorted with the power supply so that the head voltage described earlier is not generated, the rise and fall times for the constant current circuit itself are given.

Normalized preamplifier voltage gain and phase vs. Frequency






Normarized filter peak frequency Nfo vs. Ambient temperature Ta


NTA - Normalized 1st monostable multivibrator pulse width

NGv - Normalized preamplifier voltage gain + filter voltage gain voltage gain NGv vs. Supply voltage Vcc
1.50


Normalized filter peak frequency Nfo vs. Supply voltage Vcc


Normalized read data pulse width NTB vs. Ambient temperature Ta


Normalized write current NIw vs. Ambient temperature Ta


Normalized erase current NIE vs. Ambient temperature Ta


Normalized read data pulse width NTB vs. Supply voltage Vcc


Normalized write current Nlw vs. Supply voltage Vcc


Normalized erase current NIE vs. Supply voltage Vcc


1M/outer track peak frequency f01 vs. RF


Write current Iw vs. Rw


Power supply on/off detector threshold voltage VTH vs. Ambient temperature Ta
VTH - Power supply on/off detector threshold voltage [V]


1st monostable multivibrator pulse width TA vs. RA



Erase current le vs. Re


32PIN QFP (PLASTIC)


| SONY CODE | QFP-32P-L01 |
| :--- | :---: |
| EIAJ CODE | QFP032-P-0707 |
| JEDEC CODE | - |


| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE MASS | 0.2 g |


[^0]:    Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

